Filtern
Dokumenttyp
- Teil eines Buches (Kapitel) (143)
- Wissenschaftlicher Artikel (48)
- Bericht (10)
- Masterarbeit (4)
- Buch (Monographie) (3)
- Konferenzveröffentlichung (2)
- Dissertation (2)
- Bachelorarbeit (1)
Fachbereiche und Institute
- Informatik (213) (entfernen)
Schlagworte
- AES (1)
- FPGA (1)
- decryption (1)
- encryption (1)
- security (1)
Sprache
- Englisch (213) (entfernen)
Peer-Review
- Ja (4)
The aim of this master thesis is the design and implementation of mixed-signal
processing chain for the optical determination of rotation angles by means of four
sensors implemented as photodiodes with integrated polarization filters and a
high-precision CORDIC hardware design implemented on an FPGA in Verilog.
Furthermore, a light source and a polarizer are integrated in the measurement
setup which is configured using an QT application.
Personalized guideline-based treatment recommendations using natural language processing techniques
(2017)
@neurIST
(2010)
The NanoDefiner e-tool
(2017)
PathGuide
(2013)
Automated scheduling for tightly-coupled embedded multi-core systems using hybrid genetic algorithms
(2017)
Integrated optimization of distribution system planning and transition into new grid structures
(2012)
"Smart planning"
(2013)
Identity and access management according to the implementation of the Simoit project and TNC@FHH
(2010)
Total interaction index
(2014)
Machine-to-machine communication for optimization of information chain in agricultural business
(2013)
Growing demand for security in a wide range of fields gives raise to research for more efficient and modern methods. Additionally, the increase of systems that are deployed on hardware requires security to be embedded in small area to protect intellectual property, hardware, and integrity and confidentially of sensible data. Therefore, in this work a design and FPGA implementation of a highly resource-efficient AES-256 encryption and decryption engine is presented, as well as its comparison with state-of-the-art designs. The design shows a reduction in the resources used due to its architecture to reuse hardware throughout all the processing. The design is implemented on a Xilinx Artix-7 FPGA.
MeET US
(2014)
Here's looking at you, kid
(2015)