@phdthesis{Rizwan2018,
  type      = {Master Thesis},
  author    = {Rizwan, Ahmad},
  title     = {Analog and Digital CMOS Circuit Design for the Control System of ATLAS Pixel Detector},
  doi       = {10.26205/opus-3055},
  url       = {https://nbn-resolving.org/urn:nbn:de:hbz:dm13-30554},
  pages     = {114},
  year      = {2018},
  abstract  = {This Master thesis is part of an effort to implement the planned upgrade High- Luminosity Large Hadron Collider (HL-LHC) at CERN Geneva/Switzerland. The ATLAS Pixel Detector which is installed at the LHC is also getting among others a new detector control system (DCS) update. Each module in the Detector Control System will have an integrated DCS chip which includes on-chip shunt and Linear regulators, ADC, bypass transistor and a modified I2C slave node. In this master thesis, Shunt and Linear regulators are explained and simulated using the Globalfoundaries 130nm CMOS designkit. A Kuijk bandgap reference based Power-On-Reset (POR) circuit is explained and designed in detail. The design of the POR includes an implementation with CMOS instead of diodes or bipolar transistors. It was simulated using Globelfoundaries 130nm CMOS designkit. Finally, a layout was developed for fabrication. The DCS system needs DCS bridge controllers which include a Controller Area Network (CAN) node and a modified I2C master node. For this purpose CAN and CANopen standards are explained in detail for implementation.},
  language  = {de}
}